



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/611,501	06/30/2003	Terry L. Sterrett	42P15934	3363
8791	7590	11/01/2004	EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN			CHU, CHRIS C	
12400 WILSHIRE BOULEVARD			ART UNIT	
SEVENTH FLOOR			PAPER NUMBER	
LOS ANGELES, CA 90025-1030			2815	

DATE MAILED: 11/01/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/611,501

Applicant(s)

STERRETT ET AL.

Examiner

Chris C. Chu

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 18 October 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1 - 15 is/are pending in the application.
- 4a) Of the above claim(s) 12 - 15 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 - 11 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☒ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 11/3/03.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Response to Amendment

1. Applicant's amendment filed on October 18, 2004 has been received and entered in the case.

Election/Restrictions

2. Applicant's election of Group I in the reply filed on October 18, 2004 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

Claim Objections

3. Claim 5 is objected to because of the following informalities:
 - (a) In claim 5, line 1, "the plurality of second supports" lacks antecedent basis. As for the examination, examiner reads the "plurality of second supports" as "plurality of second supports contacts" for consistence in the claims.
 - (b) In claim 5, line 2, "the support substrate" lacks antecedent basis because there are more than one support substrate.

Appropriate correction is required.

4. Claim 11 is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 3.

When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1, 2, 4 – 7, 9 and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Taniguchi et al. (U.S. Pat. No. 6,388,333).

Regarding claim 1, Taniguchi et al. discloses in e.g., Fig. 6 an apparatus comprising:

- a support substrate (1 in the top package) comprising a plurality of first support contacts (5) and a plurality of second support contacts (8) on a surface of the support substrate;
- a chip (3 in the top package) comprising a plurality of circuits (circuits in the active area of the chip) coupled to respective ones of a plurality of externally accessible chip contacts (pads on the chip that connect with wire 4), wherein the chip contacts are coupled (by wire 4) to respective ones of the first support contacts (5);

- a plurality of fusible masses (7) coupled to respective ones of the plurality of second support contacts (8);
- an electrically-insulating encapsulant (2) on the support substrate and the chip.

Regarding claim 2, Taniguchi et al. discloses in e.g., Fig. 6 the plurality of fusible masses (7) having a thickness at least equivalent to the thickness of the encapsulant measured from the surface of the support substrate at one of the plurality of fusible masses.

Regarding claim 4, Taniguchi et al. discloses in e.g., Fig. 6 the support substrate (1 in the top package) being a first support substrate and the plurality of second support contacts (8) are positioned on the first support substrate to align with contacts of a second support substrate (1 in the bottom package).

Regarding claim 5, Taniguchi et al. discloses in e.g., Fig. 6 the plurality of second supports [contacts] (8) being positioned around the periphery of the support substrate.

Regarding claim 6, Taniguchi et al. discloses in e.g., Fig. 6 the support substrate (1 in the top package) being a first support substrate, the apparatus further comprising a second support substrate (1 in the bottom package) comprising a plurality of second support contacts (8 in the bottom package) on a surface thereof, the plurality of second support contacts coupled directly to respective ones of the plurality of fusible masses (7 between the top and bottom packages).

Regarding claim 7, Taniguchi et al. discloses in e.g., Fig. 19, Fig. 20 and 21A an apparatus comprising:

- a first support substrate (21 in the top package) comprising at least one circuit structure (any one of 3 in the top package) and a plurality of first support contacts (5 in the top package) on a first surface thereof, the plurality of first support contacts

- electrically coupled (by wire 4) to respective ones of circuits of the at least one circuit structure;
- a plurality of fusible masses (7) on respective ones of the plurality of first support contacts;
 - an electrically-insulating encapsulant (2) on the first support substrate and on the at least one circuit structure;
 - a second support substrate (21 in the bottom package) comprising at least one circuit structure (3 in the bottom package) on a first surface thereof and having a plurality of second support contacts (8) on a second surface thereof and coupled to respective ones of the plurality of fusible masses (7), the plurality of second support contacts electrically coupled to respective ones of circuits of the at least one circuit structure (e.g., Fig. 19, Fig. 20).

Regarding claim 9, Taniguchi et al. discloses in e.g., Fig. 19, Fig. 20 and 21A the plurality of fusible masses (7) having a thickness at least equivalent to the thickness of the encapsulant (2) measured from the surface of the first support substrate at one of the plurality of fusible masses.

Regarding claim 11, Taniguchi et al. discloses in e.g., Fig. 19, Fig. 20 and 21A the plurality of support contacts (8) of the first support substrate being positioned around the periphery of the first support substrate.

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 3 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Taniguchi et al. in view of Melton et al. (U. S. Pat. No. 5,844,315).

Taniguchi et al. discloses in e.g., Fig. 6, Fig. 19, Fig. 20 and 21A the encapsulant (2) being present in an amount to encapsulate the chip or the circuit structure (3). However, Taniguchi et al. does not disclose the encapsulant encapsulating a portion of respective ones of the plurality of fusible masses. Melton et al. teaches in e.g., Fig. 5 an encapsulant (21) encapsulating a portion of respective ones of a plurality of fusible masses (20). It would have been obvious to one of ordinary skill in the art at the time the present invention was made to encapsulate the portion of the plurality of fusible masses of Taniguchi et al. as taught by Melton et al. to support and protect the fusible masses (column 1, lines 33 – 37).

9. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Taniguchi et al. in view of Chatterjee (U. S. Pat. No. 4,695,872).

While Taniguchi et al. discloses in Fig. 6 the use of chips or circuit structures in each one of the chip packages, Taniguchi et al. does not appear to provide a specific type of the at least one chip to be a microprocessor and the other chip to be a memory. Chatterjee teaches in e.g., Fig. 4 and column 3, lines 63 – 64 at least one chip (14) to be a microprocessor on a first support substrate (10) and the other chip to be a memory (16) on a second support substrate (52). It

would have been obvious to one of ordinary skill in the art at the time the present invention was made to apply the microprocessor chip and memory chip as the specific type of the chips of Taniguchi et al. as taught by Chatterjee to provide high speed exchanges of data between the memories to perform a task according to a software program (column 2, lines 1 – 6).

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Hashimoto, Corisis et al., Leong et al., Akram et al., Yanagida, Lee et al. Shibata, Kitano et al., Senba et al. disclose a stacked semiconductor package that connected by large solder balls.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is 571-272-1724. The examiner can normally be reached on 11:30 - 8:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 517-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>.

Application/Control Number: 10/611,501


Page 8

Art Unit: 2815

Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chris C. Chu
Examiner
Art Unit 2815

c.c.
Thursday, October 28, 2004


GEORGE ECKERT
PRIMARY EXAMINER